A sub-mW pulse-based 5-bit flash ADC with a time-domain fully-digital reference ladder
نویسندگان
چکیده
منابع مشابه
A sub-mW pulse-based 5-bit flash ADC with a time-domain fully-digital reference ladder
The concept of time-domain reference-ladder for the implementation of fully-digital flash-ADCs is proposed in this work. The complete reference ladder is implemented using only digital circuits. Based on this concept, a flash ADC is proposed and implemented in this work using digital circuits, one comparator and a customized sample-and-ramp circuit. An unconventional time-to-digital conversion ...
متن کاملA 500-MS/s, 2.0-mW, 8-Bit Subranging ADC with Time-Domain Quantizer
This paper describes a novel energy-efficient, high-speed ADC architecture combining a flash ADC and a TDC. A high conversion rate can be obtained owing to the flash coarse ADC, and low-power dissipation can be attained using the TDC as a fine ADC. Moreover, a capacitive coupled ramp circuit is proposed to achieve high linearity. A test chip was fabricated using 65-nm digital CMOS technology. T...
متن کاملA 2.6-mW 4-b 4.8-GS/s Dual-Edges-Triggered Time-Based Flash ADC
This paper proposes a 4-b 5-GS/s time-based flash ADC in 45-nm digital CMOS technology, which utilizes both rising and falling edges of the clock for sampling and quantiza-tion. A dual-edge-triggered scheme reduces the dynamic power consumption of a voltage-to-time converter and the clock buffers by half. We doubled both the reset and the available regeneration times by interleaving the time co...
متن کاملA 12-bit Column-Parallel Flash TDC-Interpolated Ramp ADC with Online Digital Delay Element Correction
This work presents a hybrid column-parallel TDC-interpolated Single-Slope ADC which uses a digital feedback to solve the delay element and clock period matching problem in Flash TDC-Interpolation of SS ADCs. The presented feedback correction scheme is applied in-column and occurs online after the end of each conversion, occupying less than 5% of the ramp time at 12-bits. The concept of the arch...
متن کاملA 6-bit, 1-GHz Flash ADC in 0.35μm CMOS
+ Katholieke Universiteit Leuven, Kasteelpark Arenberg 10, B-3001 Heverlee, [email protected] . Abstract The design plan and measurement results of a very high-speed 6 bit CMOS Flash ADC converter are presented. The very high acquisition speed is obtained by improved comparator design. At these high frequencies power-efficient error correction logic is necessary. Measurements show th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Microelectronics Journal
سال: 2015
ISSN: 0026-2692
DOI: 10.1016/j.mejo.2015.09.017